This letter reports the fabrication and electrical characterization of mechanically flexible and low operating voltage transistors and logic gates ͑NOT, NAND, and NOR gates͒ using printed silicon nanomembranes and self-assembled nanodielectrics on thin plastic substrates. The transistors exhibit effective linear mobilities of ϳ680 cm 2 / V s, on/off ratios Ͼ10 7 , gate leakage current densities Ͻ2.8ϫ 10 −7 A / cm 2 , and subthreshold slopes ϳ120 mV/ decade. The inverters show voltage gains as high as 4.8. Simple digital logic gates ͑NAND and NOR gates͒ demonstrate the possible application of this materials combination in digital integrated circuits.
With suitable design strategies, inorganic semiconductors can be used in mechanically compliant electronics for applications in areas, such as biomedical and bioinspired devices, lightweight/rugged electronics, and advanced communication and sensor systems, where conventional waferbased technologies cannot meet requirements.
1- 5 We and others have demonstrated mechanically flexible and stretchable electronic devices such as metal-oxide-semiconductor thin-film transistors ͑MOS-TFTs͒ and various analog and digital integrated circuits ͑ICs͒ using single crystalline silicon micro/nanomembranes and ribbons ͑which we refer to as microstructured silicon, s-Si͒ as building blocks.
1,2, 6 A key element of these devices is the gate dielectric, due to its important role in determining the operating voltage and subthreshold characteristics. Although SiO 2 is a natural choice, temperature limitations associated with organic substrates frustrate the use of standard deposition procedures. Low temperature plasma-enhanced deposition provides a route to good, although not ideal properties.
1 As a result, besides the semiconductor itself, the material for the gate dielectric is the most challenging aspect of these systems. Recent research indicates that self-assembled nanodielectrics ͑SANDs͒, deposited at low temperatures, can serve as robust, low-leakage gate dielectrics in TFTs fabricated with a range of organic, 7 nanotube, 8 and amorphous or polycrystalline inorganic thinfilm semiconductors such as ZnO, 9 In 2 O 3 , 10 and CdSe 11 with exceptionally low leakage and excellent switching properties. This letter illustrates the utility of SANDs as gate dielectrics in s-Si devices including n-channel MOS ͑NMOS͒ TFTs, inverters, and various logic gates on thin polyimide ͑PI͒ substrates.
The fabrication begins by creating degenerately doped contact regions on p-type silicon-on-insulator wafers ͑150 mm SOITEC UNIBOUND; 300-nm-thick top silicon layer; resistivity= 13.5-22.5 ⍀ cm, and 1000-nm-thick buried oxide layer͒ via phosphorous diffusion using a spin-on-dopant ͑P509; Filmtronics͒ and procedures described elsewhere. 12 Photolithography and reactive ion etching define the lateral dimensions of silicon nanomembranes ͑i.e., the form of the s-Si͒ that are released from the wafer by etching the buried oxide with hydrofluoric acid, as illustrated in Fig. 1͑a͒ . As a source of s-Si, bulk wafers can also be used. 13 Transfer printing next delivers these membranes onto a PI sheet ͑70-m-thick͒ coated with a thin, spin-cast layer of a liquid PI precursor ͑Sigma Aldrich͒ which serves as an adhesive.
a͒ Author to whom correspondence should be addressed. Electronic mail: jrogers@uiuc.edu. Self-assembled nanodielectrics ͑SANDs; ϳ15 nm thick͒ deposited 9 on the native oxide of the exposed membrane surfaces serve as gate dielectrics for the NMOS TFTs. The type of SAND used here consists of alternating organic layers ͑saturated alkyl and -stilbazolium͒ strongly interconnected by glassy siloxane networks that planarize the surface and enhance structural integrity by cross-linking and filling pinholes. This SAND multilayer exhibits a capacitance of ϳ180 nF/ cm 2 . 9 Etching defines openings in the SAND and native oxide for source and drain metallization. Photolithography and liftoff then define Ti/Au ͑10/150 nm͒ for source, gate, and drain electrodes, as well as for interconnects between transistors for logic gates.
Figure 2 provides optical images and electrical characterization data for representative NMOS TFTs. As shown in Fig. 2͑b͒ , the devices have channel lengths and widths of 7.5 and 100 m, respectively. Figure 2͑c͒ presents a plot of the transfer characteristic in both linear ͑red͒ and logarithmic ͑black͒ scales where output ͑drain͒ current is plotted as a function of the input ͑gate͒ bias voltage for a fixed output ͑drain͒ voltage of 50 mV. The effective device mobility in the linear regime can be extracted from these data using a parallel plate capacitance model and standard analysis procedures.
14 The mobility for the device shown is ϳ680Ϯ 50 cm 2 / V s, and the on/off ratio is Ͼ10 7 . Deviceto-device variation in the mobility is ϳ10%, within the processing variation and measurement error typically observed. The leakage current to the gate through the SAND layer is Ͻ7 pA throughout the entire gate bias range ͑from Ϫ1 to 2 V͒ and is about 3.9 pA at 1 V, corresponding to leakage current densities of Ͻ2.8ϫ 10 −7 and ϳ1.5ϫ 10 −7 A / cm 2 , respectively. These values are near the noise limit of our instrumentation; see inset of Fig. 2͑c͒ . The threshold voltage ͑V th ͒ and subthreshold slope ͑S͒, also extracted from the transfer characteristics, are ϳ1.1Ϯ 0.05 V and ϳ120Ϯ 4 mV/ decade, respectively. The observed variations in threshold voltage and the subthreshold slope are ϳ4% and 3%, respectively; both are within the measurement error that we typically observe. These performance parameters ͑effective device mobility, on/off ratio, and subthreshold slope͒ are all somewhat better than those previously reported on similar devices using a SiO 2 gate dielectric deposited at 250°C by plasma-enhanced chemical vapor deposition ͑PECVD͒ ͑effective device mobility Ϸ600 cm 2 / V s, on/off ratio Ϸ10 5 , and subthreshold slope Ϸ230 mV/ decade with 100 nm of SiO 2 dielectric layer͒. More important than these differences is that SAND materials offer much more attractive processing conditions than PECVD SiO 2 . In particular, SANDs can be deposited near room temperature using solution processing, whereas PECVD SiO 2 requires higher temperatures and vacuum conditions. Figure 2͑d͒ shows current-voltage data, indicating output resistances of 6.2, 13.4, 34.3, and 133.7 k ⍀ at gate biases of 2, 1.75, 1.5, and 1.25 V, respectively.
To investigate the mechanical properties, we performed bending tests in the longitudinal ͑i.e., along the channel transport direction͒ and transverse ͑i.e., perpendicular to the longitudinal case͒ directions by measuring the electrical characteristics of the devices while wrapped on tubes having different circular cross-sections. This bending induces strain in the silicon, which can change the intrinsic mobility, as is well known.
15 Figure 3 shows the effective device mobility as a function of applied tensile and compressive strains in longitudinal and transversal directions, where the strain is computed from a mechanical analysis presented elsewhere. 16 The effective device mobilities were evaluated at calculated strains of 0.1%, 0.11%, and 0.13% which corresponds bend radii of 8.80, 7.35, and 6.35 mm, respectively. These variations are comparable to those observed by Zhao et al., 17 where the effects of uniaxial tensile strain were studied on partially depleted SOI MOSFETs with device dimensions comparable to ours. These results appear as a solid line in Fig. 3 . The effective device mobility increases under tensile strain and decreases under compressive strain. 17, 18 To demonstrate the applicability of SAND-based s-Si transistors for circuit applications, we fabricated the three logic gates ͑NOT, NAND, and NOR gates͒ that are the essential building blocks of digital ICs. Other types of Boolean logic gates and higher level digital ICs ͑i.e., latches, flip flops, arithmetic logic unit, etc.͒ can be realized from a network of these logic gates. In all cases, we used NMOS for Figure 4͑c͒ shows output characteristics of NAND and NOR gates, respectively. V A and V B are the input voltages. For the NAND gate, the output becomes "0" only when both inputs are "1." For the NOR gate, the output becomes "1" only when both inputs are "0." The logic "0" and "1" outputs of the NAND gate were 0.03 and 1.98 V to 2 V, respectively. The logic "0" and "1" outputs of the NOR gate were 0-0.07 and 0.98-1.07 V, respectively. Collectively, these results and those of the individual transistors demonstrate that the combination of single-crystalline silicon nanomembranes and SANDs provides an important route to mechanically flexible, high performance, and low-voltage digital ICs on plastic substrates.
